

## DESCRIPTION

## ARRAY DEVICE WITH SWITCHING CIRCUITS WITH BOOTSTRAP CAPACITORS

5 This invention relates to switching circuits for use in array devices, particularly but not exclusively for use in pixels of active matrix display devices.

10 Active matrix displays typically comprise an array of pixels arranged in rows and columns. Each row of pixels shares a row conductor which connects to the gates of the thin film transistors of the pixels in the row. Each column of pixels shares a column conductor, to which pixel drive signals are provided. The signal on the row conductor determines whether the transistor is turned on or off, and when the transistor is turned on, by a high voltage pulse on the row conductor, a signal from the column conductor is allowed to pass on to an area 15 of liquid crystal material (or other capacitive display cell), thereby altering the light transmission characteristics of the material.

It is well known to provide an additional storage capacitor as part of the pixel configuration to enable a voltage to be maintained on the liquid crystal material even after removal of the row electrode pulse.

20 The frame (field) period for active matrix display devices requires a row of pixels to be addressed in a short period of time, and this in turn imposes a requirement on the current driving capabilities of the transistor in order to charge or discharge the liquid crystal material to the desired voltage level. In order to meet these current requirements, the gate voltage supplied to the thin 25 film transistor needs large voltage swings. For example, in a display using low temperature polysilicon transistors, the minimum row drive voltage may be around -2 Volts and the maximum around 15 Volts. This ensures the transistor is biased sufficiently to provide the required source-drain current to charge or discharge the liquid crystal material sufficiently rapidly.

30 The requirement for large voltage swings in the row conductors requires the row driver circuitry to be implemented using high voltage components. It also results in relatively high power consumption.

The use of digital data to control the brightness of pixels within an active matrix display is also of increasing interest. The integration of dynamic memory within the pixels of active matrix displays has also been proposed, in  
5 which a digital data value for each pixel is stored in the pixel. Digital data supplied to or stored within the pixels of the display can then be used to select one of a number of different signal voltage waveforms. The selected waveform can then be used either directly or indirectly to drive the display element, for example the liquid crystal pixel element in the case of an active  
10 matrix LCD.

Figure 1 shows one possible arrangement which allows one of two signal voltage waveforms to be connected to the output of the circuit depending on the state of the data voltage input. When used to route signal to a display element, one of these signals may cause the display element to switch into a dark state while the other may switch the display element into a light state. In a practical circuit, the switches are replaced by thin film  
15 transistors.

The area which is available for the circuits within the pixels of a display is limited by the dimensions of the pixel and, in the case of a transmissive display, the need to minimise the area of the pixel where the passage of light through the display is obscured by circuitry. An example of a switching circuit which minimises the number of transistors required is shown in Figure 2. The output signal can be connected directly to the liquid crystal display element.  
20

In this circuit, the switch connected to signal voltage 1 is implemented as an n-type TFT and the switch connected to signal voltage 2 is implemented as a p-type TFT. The complementary behaviour of the n-type and p-type devices means that with appropriate data voltage levels the circuit can be switched between two states. In one state, the n-type device is conducting and the p-type device is non-conducting, and in the other state the n-type  
25 device is non-conducting and the p-type device is conducting.  
30

In order to illustrate the operation of this circuit, we can consider two examples of the drive voltage waveforms which might be applied to the circuit

and the data voltage levels that are required to switch the transistors between the two states.

A first example of possible voltage waveforms is shown in Figure 3. In this example it is assumed that an alternating voltage waveform is applied to the input signal 1. This waveform switches between two voltage levels, 0V and  $V_{DR}$ . A constant voltage equal to  $0.5V_{DR}$  is applied to the input signal 2. The voltage applied to the data voltage input is initially at a low level,  $V_{DL}$ , and then switches to a high level,  $V_{DH}$ . When the data voltage is low, signal 2 is transferred to the output terminal of the circuit. When the data voltage is high, signal 1 is transferred to the output terminal of the circuit. The conditions which determine the maximum allowable value of  $V_{DL}$  and the minimum allowable value of  $V_{DH}$  are summarised in Table 1 below.

Table 1

Data voltage	Required Conditions for TFT switching	Equation for required data voltages	Values for specified conditions	Required data voltage
$V_{DH}$	n-type TFT on	$V_{DH} \geq V_{DR} + V_{non}$	$\geq 13V$	13V
	p-type TFT off	$V_{DH} \geq 0.5V_{DR} - V_{poff}$	$\geq 4.5V$	
$V_{DL}$	n-type TFT off	$V_{DL} \leq 0 - V_{noff}$	$\leq 0V$	0V
	p-type TFT on	$V_{DL} \leq 0.5V_{DR} + V_{pon}$	$\leq 0.5V$	

15

In this table,  $V_{non}$  is the gate-source voltage on the n-type TFT required to make the device sufficiently conducting,  $V_{noff}$  is the gate-source voltage on the n-type TFT required to make the device sufficiently non-conducting.  $V_{pon}$  and  $V_{poff}$  are the equivalent parameters for the p-type TFT. The data voltage levels have been calculated for the condition when  $V_{non} = 4V$ ,  $V_{pon} = -4V$ ,  $V_{noff} = 0V$ ,  $V_{poff} = 0V$ ,  $V_{DR} = 9V$ . These values are typical of those that would be required for low temperature poly-Si TFTs and a twisted nematic liquid crystal display element. The minimum value of the high level data voltage is determined by the need to ensure that the n-type TFT remains conducting when the voltage

applied to the signal 1 input is at its highest level. The maximum low level data voltage is determined by the need to ensure that the n-type TFT remains in the non-conducting state even when the voltage applied to the signal 1 input is at its lowest level. The amplitude of the data voltage that is required is large, 5 greater than or equal to 13V. Such a high value is undesirable as it will increase the power consumption of the display.

A second example of possible waveforms is shown in Figure 4. In this example, complementary alternating voltage waveforms are applied to the two signal inputs of the circuit. These waveforms may be appropriate for the so-called common electrode drive scheme, in which an alternating voltage is applied to the common electrode of the display. Thus, signal 1 may be the signal required to drive the pixel to a bright state, and signal 2 may be the signal required to drive the pixel to a dark state (as will be explained further below). The data voltage is again stepped from a low level to a high level and 10 the output signal is equal to signal 2 when the data voltage is low, and signal 1 when the data voltage is high. The conditions which define the required value 15 of data voltage are indicated in Table 2. The values of  $V_{non}$ ,  $V_{noff}$ ,  $V_{pon}$  and  $V_{poff}$  are the same as in the first example and  $V_{DR}$  has a value of 4.5V.

20

**Table 2**

Data voltage	Required Conditions for TFT switching	Equation for required data voltages	Values for specified conditions	Required data voltage
$V_{DH}$	n-type TFT on	$V_{DH} \geq V_{DR} + V_{non}$	$\geq 8.5V$	8.5V
	p-type TFT off	$V_{DH} \geq V_{DR} - V_{poff}$	$\geq 4.5V$	
$V_{DL}$	n-type TFT off	$V_{DL} \leq 0 - V_{noff}$	$\leq 0V$	-4V
	p-type TFT on	$V_{DL} \leq 0 + V_{pon}$	$\leq -4V$	

The amplitude of the data voltage that is required is determined by the voltages needed to turn on either the n-type or the p-type TFT. The minimum high level of the data voltage is that which is required to turn the n-type device

on when signal 1 is at its maximum level. The maximum low level of the data voltage is that required to turn on the p-type device when signal 2 is at its minimum voltage level. The required data voltage amplitude is again relatively large, greater than or equal to 12.5V.

5 If the output signal of the circuit is being used to drive a liquid crystal display element, then the common electrode of the display would carry an alternating signal with an amplitude and phase equal to that of signal 2, but with an adjusted dc voltage level. The voltage appearing across the display element is then derived from the difference between the output signal of the  
10 switching circuit and signal 2. This voltage would have a peak to peak value of zero when the data voltage is low and  $2V_{DR}$  when the data voltage is high.

If the swing in the data voltage could be reduced, this would enable a reduction in power consumption. This may, for example, be appropriate for a low power stand-by mode.

15

According to the invention, there is provided a device comprising an array of pixels, each pixel including a pixel element and being associated with a switching circuit, wherein the switching circuit is for selectively routing one of at least two inputs to the pixel element, comprising at least first and second switching transistors connected between a respective one of the at least two inputs and the pixel element, wherein each switching transistor is controlled by a data signal applied to the gate of the transistor, wherein the data signal for each switching transistor is routed to the gate of the switching transistor with predetermined timing determined in dependence on the data waveform of at  
20 least one of the inputs, and wherein a capacitive connection is provided between the gate of at least one of the switching transistors and an output of the switching transistor.  
25

The invention enables a reduction in the data voltage range which is required to ensure that the switching transistors switch correctly, by using a bootstrapping technique. In particular, by controlling the timing of application of the data signals for switching on or off the switching transistors, the voltage levels of at least one of the input signals can be used to provide capacitive

coupling through the respective switching transistor onto the bootstrapping capacitor (the "capacitive connection").

The term "connected between" an input and an output in connection with a switch is not intended to indicate direct connection of the output of the switch to the output, merely that the output of the switch is in turn coupled to the output, whether directly or through other switches or capacitive connections. Indeed, the output is eventually the pixel element, as the switching circuit is for routing one of a number of signals to the pixel element, but there are other components between the switching transistors and the pixel element.

The array device of the invention can have the switching circuits integrated into each pixel, for selectively routing one of at least two inputs to the pixel element. The switching circuits may, however, be partially provided in peripheral address circuitry instead of purely integrated into the pixel area, or the switching circuit may be provided entirely in the address circuitry.

The data signal for each switching transistor can be routed to the gate of the switching transistor by a transfer switch which controls the timing of application of the data signal for each switching transistor, and wherein a capacitive connection is provided between the gate of each switching transistor and the output of each switching transistor. The (or each) transfer switch allows the transistor gates to float after application of the data signal.

A capacitive connection is for example provided between the gate of each switching transistor and a common output of the switching circuit.

The gates of the first and second switching transistors may be connected together and the capacitive connection comprises a capacitor connected between the gates and the common output. In this way, the bootstrapping capacitor can be shared between the two inputs. The first switching transistor can be an n-type transistor and the second switching transistor can be a p-type transistor. This enables a single data signal to be applied to the gates of both switching transistors to simultaneously switch one transistor on and the other off, with a reduced voltage swing between the on and off voltage levels of the data signal.

Instead, the capacitive connection may comprise a respective capacitor connected between the gate of each switching transistor and the common output. Each transistor may then be individually switchable.

The circuit may comprise  $n$  inputs, where  $n$  is greater than 2, and  
5 comprise first to  $n$ th switching transistors connected between a respective one of the  $n$  inputs and the pixel element, and wherein the data signals for each switching transistor are selected such that an individual one of the switching transistors is turned on to route the respective input to the pixel element. This provides a one-of- $n$  selection circuit. In this arrangement, some switching  
10 transistors can be n-type and others p-type, or they may all be the same.

The circuit may comprise  $n$  inputs, but with first to  $n$ th switching transistors connected between a respective one of the  $n$  inputs and one of two intermediate outputs, and wherein the data signals for each switching transistor are selected such that half of the switching transistors are turned on  
15 to route a first selected input to one intermediate output and to route a second selected input to the other intermediate output. This arrangement provides two channels in parallel, with an input selected for each channel. This can form the building block for a selector circuit using a binary word as the control signal. For example, a further switching circuit can selectively route one of the  
20 intermediate outputs inputs to the common output, namely the pixel, and this can provide a one of four selector controlled by a two bit word.

The device of the invention can be an active matrix display device. The display device may comprise an array of pixels, each pixel comprising:

25 the switching circuit of the invention for routing one of (at least) two voltage drive levels to a common output;

a first selection switch between the common output and the liquid crystal cell of the pixel; and

30 a second selection switch between an analogue pixel data line and the liquid crystal cell of the pixel.

In this arrangement, the switching circuit can select between bright and dark, for a low power mode of operation in which low voltages are needed.

This mode of operation is selected by the first selection switch. However, the display can also be used in a normal analogue mode, and this mode is selected by the second selection switch.

The control signal for selecting which one of the two voltage drive levels 5 is to be routed to the common output can be provided on the analogue pixel data line, which is thus shared between the two modes of operation.

The invention also provides a method of routing one of at least two inputs to a pixel element within a pixel of a device comprising an array of pixels, the method comprising:

10 applying data signals to the gates of at least first and second switching transistors connected between a respective one of the at least two inputs and the pixel element to turn on a selected one of the first and second switching transistors and turn off the other of the first and second switching transistor, thereby routing the respective input to the pixel element,

15 wherein the timing of application of the data signals is selected in dependence on the signals on at least one of the two inputs,

wherein a capacitive connection is provided between the gate of at least one switching transistor and an output of the switching transistor, and

20 wherein the timing is controlled such that the capacitive connection reduces the required voltage swing in the data signal between that required to turn on and turn off a switching transistor.

This method can be used in driving of a liquid crystal display. In a first mode, analogue pixel drive signals can be switched to each pixel of the display (normal mode) and in a second mode, the method of the invention can be 25 used for routing one of two pixel drive signals (bright or dark) on respective inputs to each pixel of the display (digital low power mode).

Examples of the invention will now be described in detail with reference to the accompanying drawings, in which:

30 Figure 1 shows schematically a known switching circuit for selecting one of two inputs;

Figure 2 shows an implementation of the circuit of Figure 1;

Figures 3 and 4 show different waveforms for controlling the circuit of Figure 2;

Figure 5 shows one example of a known pixel configuration for an active matrix liquid crystal display;

5 Figure 6 shows a display device including row and column driver circuitry;

Figure 7 shows a first example of switching circuit of the invention;

Figures 8 and 9 show different waveforms for controlling the circuit of Figure 7;

10 Figure 10 shows a second example of switching circuit of the invention;

Figure 11 shows a third example of switching circuit of the invention;

Figure 12 shows a first example of circuit of the invention used within a pixel of an active matrix display;

15 Figure 13 shows a second example of circuit of the invention used within a pixel of an active matrix display; and

Figure 14 shows a third example of circuit of the invention used within a pixel of an active matrix display.

Figure 5 shows a conventional pixel configuration for an active matrix liquid crystal display. The display is arranged as an array of pixels in rows and columns. Each row of pixels shares a common row conductor 10, and each column of pixels shares a common column conductor 12. Each pixel comprises a thin film transistor 14 and a liquid crystal cell 16 arranged in series between the column conductor 12 and a common electrode 18. The transistor 14 is switched on and off by a signal provided on the row conductor 10. The row conductor 10 is thus connected to the gate 14a of each transistor 14 of the associated row of pixels. Each pixel additionally comprises a storage capacitor 20 which is connected at one end 22 to the next row electrode, to the preceding row electrode, or to a separate capacitor electrode. This capacitor 20 stores a drive voltage so that a signal is maintained across the liquid crystal cell 16 even after the transistor 14 has been turned off.

In order to drive the liquid crystal cell 16 to a desired voltage to obtain a required gray level (which may be simply black or white), an appropriate signal is provided on the column conductor 12 in synchronism with a row address pulse on the row conductor 10. This row address pulse turns on the thin film transistor 14, thereby allowing the column conductor 12 to charge the liquid crystal cell 16 to the desired voltage, and also to charge the storage capacitor 20 to the same voltage. At the end of the row address pulse, the transistor 14 is turned off, and the storage capacitor 20 maintains a voltage across the cell 16 when other rows are being addressed. The storage capacitor 20 reduces the effect of liquid crystal leakage and reduces the percentage variation in the pixel capacitance caused by the voltage dependency of the liquid crystal cell capacitance.

The rows are addressed sequentially so that all rows are addressed in one frame period, and refreshed in subsequent frame periods.

As shown in Figure 6, the row address signals are provided by row driver circuitry 30, and the pixel drive signals are provided by column address circuitry 32, to the array 34 of display pixels.

In order to enable a sufficient current to be driven through the thin film transistor 14, which is implemented as an amorphous silicon or polycrystalline silicon thin film device, a high gate voltage must be used. In particular, the period during which the transistor is turned on is approximately equal to the total frame period within which the display must be refreshed, divided by the number of rows. The gate voltage for the on-state and the off-state differ by approximately 12 Volts for polysilicon displays in order to provide the required small leakage current in the off-state, and sufficient current flow in the on-state to charge or discharge the liquid crystal cell 16 within the available time.

Figure 7 shows a first switch arrangement in accordance with the invention, in which the voltage swing on the signal required to drive the circuit between the two possible states is reduced. The implementation of the switching circuit into an array device will be described further below.

As shown, a capacitor,  $C_B$ , is connected between data voltage node 40 and the output signal node 43. The two switching transistors 50 are of opposite

polarity type. When the data voltage is applied to the data voltage node 40 by means of a transfer switch 42, the input signals are held at voltage levels which maximise the gate-source voltage present on the TFT which is to be turned on. This implies that the signal connected to the input of the n-type TFT, 5 signal 1, should be at its lowest voltage level and the signal at the input of the p-type TFT, signal 2, should be at its highest voltage level. The data voltage node is then isolated from the source of data by the transfer switch 42 and the data voltage is held on the capacitor  $C_B$ . Any changes in the output signal voltage are coupled onto the data voltage node thus maintaining the gate- 10 source voltage of the device which is conducting. The advantage of this can be illustrated by considering the two sets of example waveforms used in the analysis above.

Figure 8 shows how the waveforms of Figure 3 can be modified to suit the pixel arrangement of Figure 7, which uses the bootstrap capacitor  $C_B$ . A 15 new waveform, "transfer data", has been added. When this signal is high, the data voltage level is transferred to the data voltage node 40 from the data source. When the signal is low, the data voltage node 40 is isolated from the data source. This function can be achieved using a TFT switch as indicated in Figure 7. The effect of introducing the capacitor  $C_B$  into the switching circuit is 20 to modify the voltage waveform appearing on the data voltage node. The data voltage required to switch on the n-type device can be minimised if the data voltage is transferred from the data source when the voltage present at the signal 1 input is at its minimum level. Thus, the second pulse in the "transfer data" waveform is timed to correspond to a trough in the "signal 1" waveform.

25 The required data voltage levels for switching the two transistors are summarised in Table 3.

Table 3

Data voltage	Required Conditions for TFT switching	Equation required for data voltages	Values for specified conditions	Required data voltage
$V_{DH}$	n-type TFT on	$V_{DH} \geq 0 + V_{non}$	$\geq 4V$	4.5V
	p-type TFT off	$V_{DH} \geq 0.5V_{DR} - V_{poff}$	$\geq 4.5V$	
$V_{DL}$	n-type TFT off	$V_{DL} \leq 0 - V_{noff}$	$\leq 0V$	0V
	p-type TFT on	$V_{DL} \leq 0.5V_{DR} + V_{pon}$	$\leq 0.5V$	

The switching conditions for the p-type device are unchanged from the previous case when  $C_B$  was not present. However, the high data voltage level required to turn on the n-type transistor is now reduced. Signal 1 is at 0V when the data voltage is transferred to the data voltage node and therefore a data voltage of  $V_{non}$  is sufficient to turn on the n-type device. When the voltage applied to the signal 1 input changes to a level  $V_{DR}$  this change in voltage is coupled onto the data voltage node by  $C_B$  since the data voltage node is now isolated from the data source. The voltage on the gate of the TFTs increases to approximately  $V_{DH} + V_{DR}$  which will ensure that the n-type device remains in a conducting state in spite of the increased voltage at its source and drain terminals. The consequence of this bootstrapping effect is that the high level data voltage required to switch the n-type device is only 4V. This is less than the high level voltage required to maintain the p-type device in a non-conducting state and therefore for the specific values used in this example the minimum required high data voltage level is 4.5V. In practice, the bootstrapping effect of  $C_B$  will not be perfect due to the presence of other capacitances at the data voltage node. The effect of these capacitances will be to make the change in the voltage on the gate of the transistor smaller than the change in voltage on the source. The gate-source voltage will therefore decrease as the signal voltage increases and the transistor will become less

conducting. This may necessitate the use of a somewhat higher data voltage than is predicted by this simple analysis.

This example illustrates that by introducing the capacitor  $C_B$  into the switching circuit and by transferring the data voltage to the data voltage node when the signal voltage is at an optimum level and then isolating that node, a substantial reduction in the required data voltage range can be achieved, thus reducing the power consumption of the display.

Figure 9 shows how the waveforms of Figure 4 can be modified to suit the pixel arrangement of Figure 7, which uses the bootstrap capacitor  $C_B$ . The "transfer data" waveform again indicates the time when the data voltage is transferred to the data voltage node. By transferring the data voltage to the data voltage node when signal 1 is at its minimum level and signal 2 is at its maximum level it is possible to reduce the difference between the high and low data voltage levels required to switch the p-type and n-type TFTs. As in the previous example, the effect of  $C_B$  is to couple changes in the output voltage onto the data voltage node following the isolation of the data voltage node from the data voltage source. In the case when the data voltage is initially at the low level,  $V_{DL}$ , when signal 2 goes to its minimum value, the output drive voltage falls to the same level and the capacitor  $C_B$  will couple this change in voltage onto the data voltage node. This ensures that the p-type device remains in a conducting state. In the case when the data voltage is initially at the high level,  $V_{DH}$ , when signal 1 goes to its maximum value the output drive voltage rises to the same level and the capacitor  $C_B$  will couple this change in voltage onto the data voltage node ensuring that the n-type device remains in a conducting state. The data voltage requirements for the switching circuit including  $C_B$  are summarised in Table 4.

**Table 4**

Data voltage	Required Conditions for TFT switching	Equation for required data voltages	Values for specified conditions	Required data voltage
$V_{DH}$	n-type TFT on	$V_{DH} \geq 0 + V_{non}$	$\geq 4V$	4V
	p-type TFT off	$V_{DH} \geq V_{DR} - V_{poff}$	$\geq 3.5V$	
$V_{DL}$	n-type TFT off	$V_{DL} \leq 0 - V_{noff}$	$\leq 0V$	-0.5V
	p-type TFT on	$V_{DL} \leq V_{DR} + V_{pon}$	$\leq -0.5V$	

The required data voltage amplitude for the stated conditions is  
5 determined by the need to ensure that the n-type and p-type TFTs remain  
conducting when the input drive waveforms switch. The data signal amplitude  
is again substantially reduced by the introduction of the capacitor  $C_B$  to a value  
of 4.5V.

It will be seen that this implementation of the invention provides a  
10 method of selecting, routing or multiplexing signals using a network of p-type  
or n-type thin film transistors. The bootstrapping technique, in which the output  
signal of the switching transistor is capacitively coupled onto its gate, allows  
relatively low data or control signal voltages to be used to control the  
transistors. The correct operation of the circuit requires some knowledge of the  
15 signal characteristics since it is preferable to transfer the control data to the  
transistors when the signal voltages that they are passing are at their  
maximum (most positive) or minimum (most negative) voltage level for p-type  
and n-type devices respectively. This approach minimises the voltage range of  
the signals used to control the switches.

If the signal voltage passed by a TFT has a minimum level of  $V_{min}$  and a  
20 maximum level of  $V_{max}$  then the data or control voltage levels required to  
switch the device using a conventional approach and the proposed  
bootstrapped approach are as indicated in Table 5 for an n-type device and

Table 6 for a p-type device. It is assumed that the ratio of the bootstrapping capacitor  $C_B$  to the total capacitance of the data voltage node is equal to  $k_B$ .

Table 5

Data voltage	Required Conditions for TFT switching	Data voltages without bootstrapping	Equations for data voltages with bootstrapping
High level	n-type TFT on	$V_{DH} \geq V_{max} + V_{non}$	$V_{DH} \geq V_{max} + V_{non} - k_B(V_{max} - V_{min})$
Low level	n-type TFT off	$V_{DL} \leq V_{min} - V_{noff}$	$V_{DL} \leq V_{min} - V_{noff}$

Table 6

Data voltage	Required Conditions for TFT switching	Data voltages without bootstrapping	Equations for data voltages with bootstrapping
Low level	p-type TFT on	$V_{DL} \leq V_{min} + V_{pon}$	$V_{DL} \leq V_{min} + V_{pon} + k_B(V_{max} - V_{min})$
High level	p-type TFT off	$V_{DH} \geq V_{max} - V_{poff}$	$V_{DH} \geq V_{max} - V_{poff}$

The examples above show that the bootstrapping technique could be applied to a one of two signal selection function. However, the invention can also be applied to other arrangements of switching transistors.

10 Figure 10 shows an example of a one of four selection circuit. The control signals "data 1" to "data 4" are generated in such a way as to turn on one of the four switching transistors 50. A combination of p-type and n-type TFT switches can be used as shown in Figure 10 although transistors of the same type may be used.

15 Figure 11 is an example of a two bit voltage selector. This makes use of series-connected switching transistors to provide a decoding and signal switching function.

The switching circuit has 4 inputs ("signal 0" to "signal 3"), and the selection of one of these is by a two bit control signal D0, D1. The circuit has two layer 52, 54. The first layer 52 has first to fourth switching transistors 50a – 50d connected between a respective one of the inputs and one of two intermediate outputs 56, 58. The first layer 52 is controlled by one of the bits D0 of the two bit word, and this bit determines which two of the signal inputs are routed to the intermediate outputs. The second layer 54 selectively routes one of the intermediate outputs as the output signal, and is controlled by the other bit D1 of the control signal. The circuit of Figure 11 is thus formed as a cascade of one-of-two selection circuits.

The circuit of the invention can be used in numerous applications. Essentially, the application requires the input signal waveforms to be known, so that the timing of the "transfer data" signal can be selected to take advantage of the capacitive coupling of the bootstrap capacitors. The invention enables reduced switching voltage levels, and can be used in multiplexer circuits as well as a range of array-type circuit configurations.

One particularly advantageous use of the circuit of the invention is in active matrix display devices, in particular integrated into the pixel design. The circuit can then provide selection between two brightness levels for example for a low power binary display mode. The invention is also particularly suited to displays with integrated memory capability, as described below.

An example of a pixel circuit for an AMLCD which makes use of the circuit of the invention is shown in Figure 12. The pixel includes the standard pixel circuitry of Figure 5, and the same reference numerals are used for the same components as in Figure 5. These components enable the pixel to be operated in the normal analogue drive mode. This may be considered as a first mode of operation.

The pixel also includes a switching circuit 60 corresponding to that described with reference to Figure 7. Again, the same reference numerals are used for the same components as in Figure 7. This switching circuit 60 enables selection between two drive voltage levels "Vdrive1" and "Vdrive2" shared between all pixels. The transfer switch 42, which controls the timing of

application of the data signal to the gates of the switching transistors, is controlled by a "Data\_address" line, which is shared between rows of pixels. The selected drive signal is coupled between the common output 62 of the switching circuit 60 and the liquid crystal cell 16 by a first selection switch 64, 5 which is controlled by a "Pixel\_refresh" line, the function of which will be described below. The transistor 14 may be considered as a second transfer switch, and these two transfer switches dictate which part of the pixel (either the analogue or the binary part) supplies the drive signal to the liquid crystal cell 16.

10 The pixel can, thus, be operated in two modes. In the first analogue mode, the Pixel\_refresh electrode is held at a low level so that the display element is isolated from the switching circuit 60 by the first transfer switch 64. In a second operating mode, a digital data signal is applied to the column 12. One bit of data is transferred from the column electrode 12 to the data voltage 15 node 40 by applying a positive going pulse to the Data\_address line. This turns on the transfer switch 42 and allows the bootstrapping capacitor  $C_B$  to be charged.

20 The bootstrapping capacitor can also act as a capacitance on which the digital data is stored within the pixel. As discussed above, this data transfer is carried out when the signal Vdrive1 is at its minimum voltage level and the signal Vdrive 2 is at its maximum voltage level (as explained with reference to Figure 9), in order to minimise the range of the digital data voltage that is required to switch the switching transistors 50. After the data has been transferred to the data voltage node, one of the switching transistors 50 will be 25 in a conducting state, and the other device will be in a non-conducting state. Therefore one of the two signals, Vdrive1 and Vdrive2, appears at the output 62 of the switching circuit.

30 This drive signal is periodically applied to the display element, for example every 20ms, by applying a positive going pulse to the Pixel\_refresh line and turning on the first transfer switch 64.

As mentioned above, the bootstrapping capacitor can function as an integrated memory element. In particular, the capacitor will be charged to

different levels depending which of the two signal inputs is switched to the common output. Integrated memory capability has been proposed, as a significant fraction of the power consumption of an active matrix display device is associated with transferring video information from the video signal source 5 to the pixels of the display device. This component of the power can be reduced if the pixels of the display device are able to store the video information for an indefinite period of time. In this case the addressing of the pixels with fresh video information can be suspended when no change to the display output (brightness) state of pixels is required.

10 Incorporating memory into the pixels of an active matrix display device can thus reduce power when a static image display is permitted because data need only be sent to the display pixels when the image changes and less power is, therefore, consumed in external circuits and in driving the capacitance associated with connections to the display pixels. The pixel circuit 15 of the invention enables a black and white image to be displayed in this low power mode with reduced addressing voltage levels.

When the capacitor is used as a memory element, the digital data which is held on  $C_B$  must be refreshed periodically since switch 64 and  $C_B$  effectively form a one bit dynamic memory cell. This refreshing can be achieved by 20 transferring data from an external memory via the column drive circuit and the column electrodes of the display. Alternatively, it might be achieved by reading out the stored data onto the column electrode via the transistors 14 and 64 and making use of the switching circuit formed by transistors 50 to buffer the data signal. In either case, the reduction in the amplitude of the digital data 25 signals resulting from the bootstrapping technique will reduce the amplitude of the digital signals which must be applied to the columns of the display, and this in turn will reduce the power consumption of the display.

The frequency with which the digital data must be refreshed depends on the value of the capacitor  $C_B$  and the leakage current through the transfer 30 transistor 42. A frequency in the range 5Hz to 30Hz might typically be achievable.

In the examples above, the switching circuit is used to select one of at least two drive voltages and provide these to a common output. The bootstrapping technique can however be applied to an AMLCD pixel circuit with only one drive voltage input being switched using the switching arrangement of the invention. Figure 13 shows a modification to Figure 12 for this purpose. In Figure 13, the same reference numerals are used as in Figure 12 for the same components.

The pixel circuit of Figure 13 can be operated in a similar manner to the circuit of Figure 12 but it has only one switching transistor 50 controlled by the data stored on the bootstrap capacitor  $C_B$ . When the column data voltage is high, and is routed by the transfer switch 42 to the switching transistor 50, the switching transistor 50 is turned on. When the pixel\_refresh line is taken high, the pixel is charged to the level of Vdrive1 through the transfer switch 64.

When the column data voltage is low, the switching transistor 50 is turned off, and when the pixel\_refresh line is taken high the pixel voltage remains unchanged. The second pixel drive voltage level that is required in order to switch the pixel into a dark state or a light state can be applied to the pixel by using precharging of the pixel capacitance. The pixel is precharged by applying a precharge voltage (for example similar to Vdrive2 in the pixel circuit example in Figure 12) to the columns of the display and briefly turning on the pixel address transistor 14 before the transfer switch 64. In this way, if the column data voltage is high then the resulting voltage on the pixel electrode will be Vdrive1 but if the column data voltage is low then the resulting voltage on the pixel electrode will be the precharge voltage (Vdrive2).

In this way, a precharge of Vdrive2 is applied to the pixel just before the pixel is addressed. If the column data voltage is high, this is overridden whereas if the column voltage is low, Vdrive2 stays on the pixel. During the pixel address phase, the transistor 14 is turned off.

In the circuit of Figure 13, transistor 50 acts as one of the switching transistors of the digital switching circuit and transistor 14 acts as the other. They do not share an immediate common output, but they are effectively

connected between each input and the LC cell 16 which is thus effectively the common output. The claims should be construed accordingly.

In this case, the timing of application of the data signal still reduces the required voltage swing of the column data, by timing the Data\_address pulse 5 with the minimum voltage of the Vdrive1 signal, which may correspond to signal 1 in Figure 8. Similarly, the precharge voltage applied to the column for transfer to the pixel through the pixel address transistor 14 may correspond to signal 2 of Figure 8.

In the examples above, the bootstrap capacitor is connected between 10 the gate of each switching transistor and a common output. However, there may be some situations when the outputs of the switching transistors which select the input signal are not connected directly to a common output node. The pixel circuit of Figure 14 contains a digital to analogue converter. This operates in a similar way to the pixel circuit of Figure 13 in that the pixel is 15 precharged to a certain voltage using transistor T1 but then the pixel voltage can be changed by coupling a voltage step from Vdrive1 onto the pixel via the converter capacitors Cc.

The magnitude of the voltage coupled onto the pixel will depend on the 20 data voltages on the capacitors C<sub>B</sub>. Note that the outputs of the switching transistors are connected to a common output node but via the additional series-connected capacitors. These provide the digital to analogue conversion from the digital word on the "Data" lines.

The techniques underlying the invention could be applied very widely, to 25 any situation where it is desirable to use a combination of p-type transistors, n-type transistors or a combination of both to produce a circuit for routing or selecting signals based on the state of digital control or data signals. As outlined above, the technique is of particular interest for use in displays where dynamic memory integrated within the pixel is used to control its brightness.

The terms "row" and "column" are somewhat arbitrary in the description 30 and claims. These terms are intended to clarify that there is an array of elements with orthogonal lines of elements sharing common connections. Although a row is normally considered to run from side to side of a display and

a column to run from top to bottom, the use of these terms is not intended to be limiting in this respect.

Other features of the invention will be apparent to those skilled in the art.

## CLAIMS

1. A device comprising an array of pixels, each pixel including a pixel element (16) and being associated with a switching circuit (60), wherein the  
5 switching circuit (60) is for selectively routing one of at least two inputs (Vdrive1, Vdrive2; Vdrive1, 12) to the pixel element (16), comprising at least first and second switching transistors (50; 14,50) connected between a respective one of the at least two inputs and the pixel element, wherein each switching transistor is controlled by a data signal applied to the gate of the  
10 transistor, wherein the data signal for each switching transistor is routed to the gate of the switching transistor with predetermined timing determined in dependence on the data waveform of at least one of the inputs, and wherein a capacitive connection (C<sub>B</sub>) is provided between the gate of at least one of the switching transistors and an output of the switching transistor.

15

2. A device as claimed in claim 1, wherein the data signal for each switching transistor is routed to the gate of the switching transistor by a transfer switch (42) which controls the timing of application of the data signal for each switching transistor (50), and wherein a capacitive connection (C<sub>B</sub>) is provided between the gate of each switching transistor (50) and the output (62) of each switching transistor.

20  
25 3. A device as claimed in claim 2, wherein a capacitive connection (C<sub>B</sub>) is provided between the gate of each switching transistor (50) and an output (62) of the switching circuit.

4. A device as claimed in any preceding claim, wherein the gates of the first and second switching transistors (50) are connected together and the capacitive connection comprises a capacitor connected between the gates and  
30 an output (62) of the switching circuit.

5. A device as claimed in claim 4, wherein the first switching transistor (50) is an n-type transistor and the second switching transistor (50) is a p-type transistor.
- 5 6. A device as claimed in any one of claims 1 to 3, wherein the capacitive connection comprises a respective capacitor connected between the gate of each switching transistor and an output (62) of the switching circuit.
- 10 7. A device as claimed in claim 6, comprising n inputs, where n is greater than 2, and comprising first to nth switching transistors (50) connected between a respective one of the n inputs (signal1-signal4) and the pixel element, and wherein the data signals for each switching transistor are selected such that an individual one of the switching transistors is turned on to route the respective input to the pixel element (16).  
15
8. A device as claimed in claim 7, wherein at least one of the switching transistors is n-type and at least one of the switching transistors is p-type.
- 20 9. A device as claimed in claim 7, wherein all switching transistors are of the same polarity type.
- 25 10. A device as claimed in claim 6, comprising n inputs, and comprising first to nth switching transistors (50a-50d) connected between a respective one of the n inputs (signal0-signal3) and one of two intermediate outputs (56,58), and wherein the data signals for each switching transistor are selected such that half of the switching transistors are turned on to route a first selected input to one intermediate output (56) and to route a second selected input to the other intermediate output (58).
- 30 11. A device as claimed in claim 10, further comprising a switching circuit (54) for selectively routing one of the intermediate outputs (56,58) to the pixel element.

12. A device as claimed in any one of claims 1 to 5 comprising an active matrix liquid crystal display device in which the pixel elements comprise liquid crystal cells, each pixel comprising the switching circuit (60) for routing one of  
5 two voltage drive levels (Vdrive1,Vdrive2) to the pixel element (16).

13. A device as claimed in claim 12, further comprising:  
a first selection switch (64) between the common output (62) of the switching circuit (60) and the liquid crystal cell of the pixel (16); and  
10 a second selection switch (14) between an analogue pixel data line (12) and the liquid crystal cell (16) of the pixel.

14. A device as claimed in claim 13, wherein the two voltage drive levels comprise voltages for driving the liquid crystal cell to a black and a white state.  
15

15. A device as claimed in claim 13 or 14, wherein the control signal for selecting which one of the two voltage drive levels is to be routed to the pixel element is provided on the analogue pixel data line (12).

20 16. A device as claimed in claim 15, wherein the data signal for each switching transistor (50) is routed to the gate of the switching transistor by a transfer switch (42) which controls the timing of application of the data signal for each switching transistor (50), and wherein a capacitive connection ( $C_B$ ) is provided between the gate of each switching transistor (50) and the output  
25 (62) of each switching transistor, and wherein the transfer switch (42) is provided between the analogue pixel data line (12) and the gates of the first and second switching transistors (50).

17. A device as claimed in claim 12, further comprising:  
30 a first selection switch (64) between the output of the at least one of the switching transistors (50) and the liquid crystal cell of the pixel; and

a second selection switch (14) between an analogue pixel data line (12) and the liquid crystal cell of the pixel.

18. A device as claimed in claim 17, wherein the second selection switch 5 (14) comprises the other of the first and second switching transistors.

19. A device as claimed in claim 18, wherein in a first mode, the second selection switch (14) provides one of two digital pixel signals from the analogue pixel data line (12) to the liquid crystal cell (16), and in a second 10 mode the second selection switch (14) provides an analogue pixel signal from the analogue pixel data line (12) to the liquid crystal cell (16).

20. A method of routing one of at least two inputs to a pixel element within a pixel of a device comprising an array of pixels, the method comprising:

15 applying data signals to the gates of at least first and second switching transistors (50) connected between a respective one of the at least two inputs (signal1-signal4) and the pixel element (16) to turn on a selected one of the first and second switching transistors (50) and turn off the other of the first and second switching transistor (50), thereby routing the respective input to the 20 pixel element (16),

wherein the timing of application of the data signals is selected in dependence on the signals on at least one of the two inputs,

25 wherein a capacitive connection ( $C_B$ ) is provided between the gate of at least one switching transistor (50) and an output of the switching transistor, and

wherein the timing is controlled such that the capacitive connection reduces the required voltage swing in the data signal between that required to turn on and turn off a switching transistor.

30 21. A method of driving a liquid crystal display, comprising:  
in a first mode, switching analogue pixel drive signals to each pixel of the display; and

in a second mode, routing one of two pixel drive signals on respective inputs to each pixel of the display, the routing for each pixel in the second mode using the method of claim 20.

1/11




FIG.1




FIG.2

2/11




FIG.3

3/11




FIG.4

4/11




FIG.5




FIG.6

5/11




FIG.7





FIG.8

6/11




FIG.9

7/11




FIG.10

8/11




FIG.11

9/11




FIG.12

10/11




FIG.13

11/11




FIG.14

## INTERNATIONAL SEARCH REPORT

PCT/IB 03/03220

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 G09G3/36

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 1 174 758 A (MITSUBISHI ELECTRIC CORP) 23 January 2002 (2002-01-23) paragraph '0027! - paragraph '0030! figure 2B ---	1,20
A	US 6 072 454 A (HIOKI TSUYOSHI ET AL) 6 June 2000 (2000-06-06) column 14, line 29 -column 15, line 62 figures 1,2 ---	1,20
A	US 2002/067327 A1 (ISHIGURO HIDETO ET AL) 6 June 2002 (2002-06-06) paragraph '0127! - paragraph '0131! figure 9 ---	1,20 -/-

 Further documents are listed in the continuation of box C. Patent family members are listed in annex.

° Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed
- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the International search  2 December 2003	Date of mailing of the international search report  12/12/2003
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer  Farricella, L

## INTERNATIONAL SEARCH REPORT

PCT/IB 03/03220

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2002/089496 A1 (NUMAO TAKAJI) 11 July 2002 (2002-07-11) paragraph '0106! - paragraph '0107! figure 5 -----	1,20

## INTERNATIONAL SEARCH REPORT

PCT/IB 03/03220

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
EP 1174758	A	23-01-2002	EP CN WO US	1174758 A1 1346450 T 0140857 A1 2002158993 A1		23-01-2002 24-04-2002 07-06-2001 31-10-2002
US 6072454	A	06-06-2000	JP JP JP JP KR	3319561 B2 9236823 A 3413004 B2 9236788 A 270147 B1		03-09-2002 09-09-1997 03-06-2003 09-09-1997 16-10-2000
US 2002067327	A1	06-06-2002	JP	2002169503 A		14-06-2002
US 2002089496	A1	11-07-2002	JP CN	2002278498 A 1365093 A		27-09-2002 21-08-2002